Compromising Emanations of LCD TV Sets

Markus G. Kuhn

University of Cambridge, Computer Laboratory 15 JJ Thomson Avenue, Cambridge CB3 OFD, UK http://www.cl.cam.ac.uk/~mgk25/

Abstract-This study attempts to characterize the radiated compromising emanations from four typical LCD TV sets, in particular the predictability of format and timing parameters. Three were found to emit clear UHF RF signals visually related to the displayed image, from the LVDS link between display controller and LCD panel. Although the input signals to all four products followed the same TV standard, the timing parameters of their emanations differed substantially. Some also frequencymodulate their pixel clock to improve EMI compliance. All digitally rescale the input image to the respective display size. The frame rate at which the display panel is driven is, if at all, only loosely phase locked to the input signal. These observations have implications for eavesdroppers, for the design of test standards to limit compromising emanations from video displays, and for the practicality of detecting the mere presence of an active television receiver by correlating the emanations of the circuitry driving its display panel with a known broadcast TV input signal.

I. INTRODUCTION

Electro-magnetic waves unintentionally emitted by electronics not only can interfere with nearby broadcast-radio reception (EMI), but also can leak processed information and thereby enable eavesdropping. Known as "compromising emanations", such radio signals have been studied and controlled by (still secret) "TEMPEST" emission security standards in some government applications since the 1960s. While the problem is not limited to video displays, their compromising emanations are particularly easy to demonstrate. [1], [2], [3]

Most raster-display technologies periodically refresh each pixel at a fixed frequency, usually 50–120 Hz. If the displayed information changes slowly compared to the refresh rate, the high redundancy of the refresh signal helps an eavesdropper to separate it from unwanted background noise, by periodic averaging. [2]

Where the information of each pixel is processed sequentially – one pixel at a time – successive samples from an eavesdropped signal can be attributed to individual pixels and therefore reconstructed as a raster image. In personal-computer (PC) displays, the standardized video interfaces (VGA, DVI, etc.) use a simple timing scheme. If $t_{0,0,0}$ is the time at which the information needed to refresh pixel (0,0) in the top-left corner of the display is processed for the first time, then

$$t_{x,y,n} = t_{0,0,0} + \frac{x}{f_{\rm p}} + \frac{y}{f_{\rm h}} + \frac{n}{f_{\rm v}}$$
(1)

(with $0 \le x < x_{\rm d}$ and $0 \le y < y_{\rm d}$) is the time when the information to refresh pixel (x, y) for the *n*-th time is processed. Here $f_{\rm p}$ is the pixel rate, $f_{\rm h} = f_{\rm p}/x_{\rm t}$ is the horizontal scan frequency (line rate), and $f_{\rm v} = f_{\rm h}/y_{\rm t}$ is the vertical scan frequency (frame rate). The eavesdropper needs to know the integer ratios x_t and y_t between the pixel, line and frame rate. These are larger than the visible display resolution x_d and y_d , to allow for horizontal and vertical blanking intervals in which the display has time to prepare refreshing the next line or frame. The PC industry has standardized a small number of combinations $(f_{\rm p}, x_{\rm t}, y_{\rm t}, x_{\rm d}, y_{\rm d})$ [4], which eavesdroppers can try first, as well as a commonlyused formula for creating further such "video modes" where needed [5], which also helps guessing these parameters for a particular target. Then the eavesdropper picks a time $t_{0,0,0}$ such that the reconstructed image is appropriately aligned, and adjusts and tracks the exact pixel clock frequency $f_{\rm p}$ in order to deal not only with its 0.5% specification tolerance [4], but also its < 100 ppm manufacturing tolerance and its < 10 ppm short-term temperature drift. [2]

The eavesdropper can now average m voltage samples observed at the output of an amplitude modulation (AM) receiver at times $t_{x,y,0}, t_{x,y,1}, t_{x,y,2}, \ldots, t_{x,y,m-1}$ and display the results as a (suitably scaled) grey value of pixel (x, y)in the reconstructed raster image. In order to limit inter-pixel interference (horizontal blurring), the IF resolution bandwidth of the receiver used should ideally be of the same order of magnitude as f_p . [2]

The nature of the reconstructed image will depend on the type of signal eavesdropped:

- Analog video signals (e.g., from VGA cable, CRT) usually appear to an eavesdropper with AM receiver as if they have been high-pass filtered and rectified: horizontal lines are reduced to peaks marking their end points and vertical lines are doubled. [2]
- Digital video signals (e.g., from laptops, DVI cables) undergo a complicated mapping from the bit pattern that encodes the displayed color to the grey value seen by the eavesdropper. This mapping varies with the center frequency to which the receiver is tuned and is related to the Fourier transform of the digital waveform. Where digital video interfaces apply additional stateful encodings (e.g., TMDS), the relationship can be even more complex. [3]
- Sometimes, video display hardware even amplitude modulates the pixel brightness onto a carrier, which can result in particularly good eavesdropped image quality. (The author observed this with a Dutch e-voting terminal in 2007, where the digital-to-analog converter circuit inside a VGA graphics controller chip emitted an AM-modulated version of the VGA video signal over its power lines. As



Fig. 1. Mikomi 15LCD250, Toshiba Regza 42C3030D, Samsung LE19R71B

a result, the eavesdropper saw an undistorted black-andwhite version of the displayed image: the sum of the red, green, and blue components.)

Two reasons motivated this study of the nature of compromising emanations produced by a small sample of TV sets.

Firstly, while the emanations of PC video displays have already been documented, TV sets are also commonly used as large-format computer displays and could show noteworthy differences. After all, unlike PCs, TV sets are fed with an interlaced TV-standard video signal. Also, as integrated devices, their design is not constrained by the backwardscompatibility requirements of the PC industry.

Secondly, there is an eavesdropping application specific to TV sets. In some countries, TV broadcasters are financed by a receiver tax. Some TV licensing agencies equip their inspectors with technical means to detect TV sets in homes and business premises. Several techniques have been proposed or used (e.g., optical correlators, detectors for oscillator emissions from superheterodyne circuits), but no single technique works in all circumstances. If the compromising video emanations of TV sets were correlated in a highly predictable way with their (widely available) broadcast input signal, this might allow the use of a correlator to automatically detect their location.

II. SAMPLE SELECTION

The four LCD television sets (Mikomi 15LCD250, Samsung LE19R71B, Toshiba 42C3030D, Toshiba 42WLT66, Fig. 1) examined here were borrowed or bought in 2007 in Britain. Their choice attempts to sample a range of prices, dimensions, and vendors. The two larger Toshiba models are used as wall-mounted VGA presentation displays in smaller meeting rooms in our department, but were marketed as TV sets rather than computer displays.

Ideally, a target sample should systematically cover different technologies, panel and chipset families. But as consumer-




Fig. 2. Typical structure of an LCD TV.

electronic manufacturers make hardly any information available about the internal operation of their products, target devices had to be chosen using very limited catalogue data.

III. ARCHITECTURE OF LCD TV SETS

All examined flat-panel television sets were based around two major integrated circuits, usually located on the same circuit board (see Fig. 2).

The first IC is a *front-end video processor*: it digitizes analog input signals (tuner IF, RGB, Y/C, baseband composite), demodulates and decodes them, and converts them into a digital format, such as ITU-656 [6], a 4:2:2 video bitstream with 13.5 MHz pixel-clock frequency. Such a chip may also contain a DVB/MPEG decoder for digital broadcast signals. The output still has the same standard resolution, line and frame rate as the input signal (standard definition TV in Europe: 576×720 pixels, 15.625 kHz horizontal, 50 Hz vertical, 625 lines total, interlaced). Many also integrate an on-chip CPU and graphics adapter, for controlling the entire TV, interactive menus, teletext, etc.

The second IC is a *display controller* back end. It performs several functions:

- The commonly used LCD panels in TV sets use PCindustry standard formats, such as 640 × 480 (VGA), 800 × 600 (SVGA), and in particular 1024 × 768 (XGA), 1366 × 768 (WXGA), or 1440 × 900 (WXGA+), and not the broadcast resolution (576 × 720 in Europe). The display controller has to convert the resolution and scan rate of the digitized TV signal provided by the front-end video processor into the resolution and line rate required by the display panel. If it keeps the field rate the same, the conversion needs to buffer only a few lines at a time. Better versions may buffer entire frames to implement filter algorithms for dealing with interlacing, which also allows adjusting the frame rate.
- Display controllers may offer several different resolutionscaling options, especially to cope with both the 4:3 and 16:9 aspect rations (letterboxing, zoom).
- Some display controllers also support computer interfaces such as VGA, DVI or HDMI, which allow the TV set to be used as a PC monitor.

The display controller outputs a digital video signal with the fixed resolution required by the display panel. The two are connected via a usually 10–50 cm long cable of twistedpair wires. Since about 1997, the signal levels on these cables have followed the low-voltage differential signaling (LVDS) specification [7], which represents 0 as a combination of 1.1 and 1.4 V on a wire pair, whereas 1 is encoded as 1.4 and 1.1 V instead. LVDS connections are terminated by a 100 resistor and driven by a 3.5 mA current source. The examined display interfaces all followed the synchronization scheme used by National Semiconductors's FPD-Link system [8], which is also commonly used in laptop computers, namely one twisted pair carries a clock signal, and the others carry a data stream with a bitrate that is seven times the clock signal. There is a great variety in pin and bit assignments used on these interfaces, and the fact that several proposed standard pin assignments [9], [10], [11] did not match the LVDS pinout found in any of the examined products suggests that the standardization of such interfaces had not yet affected the market in 2007.

The FPD-Link connection ends in a third chip, the timing controller (TCON), which is located on the display panel itself. A display panel is a tightly integrated unit that combines a printed circuit board (often with flip-chip mounted ICs) with the actual liquid-crystal chamber and transparent panels, and is not easily examined in a non-destructive way. From the provided clock frequency the TCON chip generates timing signals for row-driver chips. It also demultiplexes the incoming video datastream and forwards it to a set of column-driver chips that contain digital-to-analog converters for each pixel column. Intra-panel interfaces used between TCON and column drivers initially used standard CMOS voltages, but EMI concerns have caused manufacturers more recently to move to specialized communication architectures, such as National Semiconductor's RSDS [12], WhisperBus and PPDS [13]. These use point-to-point links, where the data rate transmitted to an individual column-driver can be substantially lower than the pixel frequency, as each column driver needs to receive only a fraction of all pixels per line. Intra-panel interfaces are a less attractive source of compromising emanations than the FPD-Link panel interface, if

- the data for multiple columns is transmitted simultaneously (e.g., done in PPDS),
- the data rate and edge rise/fall times (which determine the upper end of the spectral presence of the data signal) are lower and longer,
- the tighter coupling to a PCB ground plane and the tighter manufacturing tolerances of PCB traces (compared to loose twisted-pair wires) reduce the impact of transmitter imbalance and large ground-return loops.

Unsurprisingly, most prominent compromising emanations appear to come from LVDS panel links rather than intra-panel circuits. What is received can be a common-mode signal on an imperfectly balanced LVDS pair, causing emissions via a ground loop. Being unintentional, both imbalances between LVDS driver pairs and ground return path conductivity can vary much between devices from the same production line.

IV. INSTRUMENTATION

This investigation of radio emissions has focused on the 200–850 MHz band, which covers the bit rate and its first har-

monic and which permits good reception in the unshielded laboratory in which the measurements took place. A log-periodic EMC measurement antenna designed for 200-1000 MHz was placed 1-2 m from the surface of the tested TV set (far field) and vertical polarization provided among the best results. The radio receiver used was a Dynamic Sciences R1250, an older purpose-built Tempest measurement receiver with up to 20 MHz IF bandwidth. Its intermediate-frequency (IF) output was initially connected to a video raster processing system that the author had build using a DSP FPGA development board [14] and that allows the user to quickly try all line frequencies that are an integer multiple of the standard TV field rate. It displays in realtime on a VGA multisync CRT monitor the received video signal and helps the experimenter to quickly scan through a wide range of tuning frequencies, antenna positions, and horizontal/vertical deflection frequencies, in order to get a quick overview of the available emissions.

To further characterize a promising signal, the 30 MHz IF output of the Tempest receiver was fed to a digital storage oscilloscope, which made at 125 MHz sampling frequency 200 ms long recordings, covering about 10 TV fields. For images like Fig. 4 and 7, these recordings were amplitude demodulated in Matlab (multiplication with complex 30 MHz phasor, low-pass filter, taking absolute value), interpolated according to equation (1), and converted into an 8-bit grey-scale raster image, using a manually adjusted line frequency $f_{\rm h}$ and trigger time $t_{0,0,0}$. No periodic averaging was used and $y_{\rm d}$ was increased to show several recorded frames below each other in a single image.¹ The sample values were offset and scaled linearly for maximum contrast. As the experiments focused on the format and timing of the emanations, no attempt was made to document the signal levels observed.

LVDS signals were characterized with a differential oscilloscope probe and 5 GHz sampling frequency.

V. EXPERIMENTAL OBSERVATIONS

Target 1: Mikomi 15LCD25

The first target is a low-cost (£130) 15-inch LCD television set with a 1024×768 panel.² Its circuit consists primarily of two chips (Figure 3), a front-end video processor Micronas VCT 49X36 and a display controller labelled TSU36AWL-M-LF.

A circa 20 cm long cable with 18 wires and ground shield connects the main PCB with the display panel. Ten of these wires carry LVDS signals. One pair carries an ≈ 49 MHz clock signal, the other four pairs carry digital video data at 49 MHz× 7 = 343 Mbit/s per pair (4 × 343 Mbit/s = 1.37 Gbit/s). The LVDS video data has recognizable inactivity (constant level) during vertical and horizontal blanking intervals, which appear with 50 Hz and about 44.57 kHz frequency, respectively.

RF scans revealed wide center frequency ranges (in particular 580–830 MHz) with 50-Hz periodic signals, which on

¹The resolution of the raster images shown here may be higher than the print resolution of this document. A full-resolution PDF of this paper for zooming is available from the author's web site.

²PCB inscriptions suggest it was manufactured by Vestel in Turkey.



Fig. 3. Mikomi 15LCD25 LVDS link: the think black cable near top center




Fig. 4. Emissions of the Mikomi 15LCD25 while displaying a received terrestrial UHF PAL/I television program. The duration of the vertical blanking interval is not an integer multiple of the line duration, resulting in a horizontal jump after each frame. In the dark diagonal bands, the signal has left the receiver's IF bandwidth (see Fig. 5).




Fig. 5. IF spectrum of 15LCD25 emission (30 MHz IF \doteq 690 MHz RF, 10 MHz bandwidth) showing sawtooth frequency modulation of pixel clock.




Fig. 6. Spectrogram of the differential data signal on one of the LVDS links in a Mikomi 15LCD25 TV set. The sawtooth lines are harmonics of the frequency-modulated 48–50 MHz pixel clock. The vertical gap every 22.4 μ s is the horizontal blanking interval.

closer investigation turned out to have around 891.5 lines per frame, leading to a line rate of 50 Hz \times 891.5 = 44575 kHz. An example of such a signal is shown in Figure 4.

This raster image shows clearly that the horizontal phase jumps by about half a line (11 μ s) after each field of 891 lines. It also shows that this phase jump is not exactly half a line, as after every second field, there is still a more than 1 μ s large phase offset. As a result, a stable image cannot simply be reconstructed by rastering the received signal with a fixed horizontal deflection frequency, as is the case with the more regular video signals generated by personal computers.

Another deviation from computer-display practice, and also a potential problem for an eavesdropper, is that the pixelclock frequency used on the LVDS link is not constant, but varies between 48.0 and 50.3 MHz. Its frequency increases and then decreases again linearly with time almost 30 000-times per second, in other words it is frequency modulated with a 29.5 kHz symmetric sawtooth waveform and a modulation index of about 2.3%. Deliberately frequency modulating a clock frequency with an ultrasonic signal helps to evade electromagnetic-interference regulations, such as CISPR 22. They judge emissions using a reference receiver with 120 kHz bandwidth and a "quasi-peak detector" with severely lowpass filtered AM-detector output. In this resolution bandwidth, the receiver will see only a small fraction of the moving clock signal and its harmonics at any time, and its detector will hardly react to the brief pulses caused when the clock frequency rapidly sweeps across.

The effects of the frequency modulation of the pixel-clock signal become apparent in two ways in Figure 4:

Firstly, the frequency modulation also phase modulates the clock signal, which is apparent from the jittery edges within a single field. The start and end point of the active line varies by about 0.2 μ s, or 1% of the mean line period, in comparison to a constant-frequency horizontal-sync signal.

Secondly, the entire frequency spectrum of the LVDS signal is scaled up and down slightly. Figure 4 was received with a bandwidth of 10 MHz at a center frequency of 690 MHz, which is almost exactly twice the bit frequency of the data signal $(2 \times 7 \times 49 \text{ MHz} = 686 \text{ MHz})$. However, as this doublebitrate frequency varies between $2 \times 7 \times 48.0 \text{ MHz} = 672 \text{ MHz}$ and $2 \times 7 \times 50.3$ MHz = 704 MHz, across 32 MHz, it will spend only some of the time within the 10 MHz receiver band. Where it is outside, the raster image shows dark bands distorting the displayed image. A look at a spectrogram of the receiver's 30 MHz IF output (Figure 5) shows how the received signal moves up and down with a frequency of about 30 kHz, and sweeps about 30 MHz of the spectrum this way. Similarly, Figure 6 shows a spectrogram of the signal recorded with a differential probe from one of the LVDS pairs, which shows the same frequency modulation.

The horizontal banding can be reduced by increasing the IF bandwidth of the eavesdropping receiver and can be made to disappear if the bandwidth is at least about 5% of the center frequency. It could also be avoided with a special-purpose receiver that tracks this frequency modulation with its tuning frequency (using a suitable phase-locked loop design).

An open question remains, whether there is any fixed phase relationship between the saw-tooth signal that frequency modulates the pixel-clock, and any of the other characteristic frequencies, or whether an eavesdropper would have to adjust and track all of these frequencies independently. Another uncertainty faced by an eavesdropper are the exact scaling factor (e.g., 4/3) and interpolation algorithm that the display controller uses to convert the 576 lines of the broadcast image into the 768 lines of the display, and how it deals with interlacing.

Target 2: Toshiba 42WLT66

The "HD-Ready" Toshiba 42WLT66 42-inch set has a 1366×768 -pixel display, with both TV and VGA inputs.

Recognizable video signals with 50 Hz and 56.7475 kHz (1134.95 lines) were found over a wide range of RF tuning frequencies, including 256, 288, 375, 447, 511, 765, and 830 MHz. Figure 7 shows that the horizontal sync signal at which the flat-panel is driven makes an $\approx 1 \ \mu$ s phase jump in the vertical blanking interval after every second field, but the pixel clock is far more stable than with the previous target. While contours are clearly visible, the non-monotonic relationship between the color of the TV image and the resulting AM demodulator output of the eavesdropping receiver severely alters the image content, as is to be expected with eavesdropping any digital video signal [3].

Target 3: Toshiba 42C3030D

While the Toshiba Regza 42C3030D is another "HD-Ready" 42-inch television set with 1366×768 pixels resolution, in external appearance and technical data very similar to the previous target, its compromising video emanations use very different parameters: a much lower line frequency of 47.400 kHz and a smaller phase jump in the horizontal sync

447 MHz, 10 MHz BW, 56.7475 kHz, Toshiba 42WLT66




Fig. 7. Toshiba 42WLT66 emissions while receiving BBC1 (PAL).

signal after each second field. The signal received was noticeably weaker and distorted by rapidly moving dark bands, again most likely an artifact caused by EMC-motivated frequency modulation of the clock frequency.

The two core chips are a DVB-T front-end video processor Toshiba TC90403FG and a Genesis FLI8548H-LF video controller which feeds the LVDS cable consisting of five twisted pairs, one with a 72 MHz clock signal and four 72 MHz \times 7 = 500 Mbit/s data links (2 Gbit/s combined).

Target 4: Samsung LE19R71B

Finally, the Samsung LE19R71B is a mid-range (£350) 19inch TV set with a 1440×900 pixel panel. It distinguished itself by having the by far weakest of the four emissions from the LVDS link, barely recognizable at distances of more than 1-2 m in our (unshielded) laboratory. It was the only examined device that featured a ferrite choke around all the LVDS links, which appears to succeed in substantially reducing commonmode currents and resulting compromising emanations. At just 11 cm, its LVDS cable was also the shortest.

Only after removing this ferrite ring the LVDS emanations became as prominent as with the others. The frame rate of 41.8 Hz was exactly 1053-times lower than the line rate of 44.0256 kHz. Unlike the other TV sets, the raster signal emitted by this LVDS interface did not show a regular phase

Television set	x_{d}	$y_{ m d}$	$\frac{f_{\rm v}}{{ m Hz}}$	$rac{f_{ m h}}{ m kHz}$	$x_{ m t}$	$y_{ m t}$	$\frac{f_{\rm P}}{{ m MHz}}$
Mikomi 15LCD25	1024	768	50.0	44.5740	≈ 1140	891.48	49.2 ± 1.2
Samsung LE19R71B	1440	900	41.8	44.0256	≈ 1550	1053	$2 \times (34.2 \pm 0.8)$
Toshiba 42WLT66	1366	768	50.0	56.7475	?	1135	(not measured)
Toshiba 42C3030D	1366	768	50.0	47.4000	≈ 1530	948.0	72.5 ± 0.9

TABLE I

SUMMARY: DISPLAY RESOLUTIONS AND LVDS TIMING PARAMETERS IN FOUR EXAMINED TV SETS, ALL FED WITH A 50 Hz PAL/I TV SIGNAL

jump after every frame or field. However, the image does make an apparently random horizontal phase jump in irregular intervals, in the order of one per second. The LVDS clock signal of 34.2 MHz was sawtooth frequency modulated with a peak deviation of 0.8 MHz. The data rate on the remaining six twisted pairs was $34.2 \text{ MHz} \times 7 \approx 240 \text{ Mbit/s}$.

The main chips are a Micronas VCT 49X3R front end video processor and a video controller labelled SE6181LA-LF. The design showed more EMI countermeasures, such as added metal shielding, than the other TV sets.

There was a very weak second emitted video signal at a line frequency of 31.250 kHz (exactly twice the PAL line frequency). Only about 9 μ s of the 32 μ s that are available at this rate for each line seem to be actually used to transfer image data. This narrow strip showed the same scene motion as the displayed image, but is split into 8–9 distinct vertical stripes, which appear to encode different parts of the image. The link between the two main chips is an obvious candidate source for this second signal.

VI. CONCLUSIONS

Considering that all examined television sets were fed with the same TV standard (PAL/I), the results show a surprising diversity of internally-used video frequencies on the LCD TV market. Of the four television sets examined, no two shared the same internal line rate (Table I).

But there are further complications for a video-signal eavesdropper. One is that the line rate is not always an integermultiple of the frame rate; there tend to be model-specific phase jumps in the horizontal synchronization of the emitted signal after each field, after each second field, or at seemingly random points. In addition, the borders of the horizontal blanking interval can jitter substantially. This shows a very loose phase coupling of the input and output hsync signals of the scan-rate conversion chips used. It is caused primarily by the frequency modulation of the output clock signal as an EMC measure (Table II), but might also be compounded by the fact that in most cases the front-end and back-end chips have their own clock oscillators.

Each of these observations means a substantial complication for anyone who wants to separate a compromising LVDS signal of an LCD TV from background noise through periodic averaging. The high diversity of the timing parameters and the jitter on the synchronization signals also makes it difficult to see how an automatic TV detector could practically predict

Television set	$\frac{\min f_{\rm P}}{\rm MHz}$	$\frac{\max f_{\rm P}}{\rm MHz}$	$\frac{f_{\rm P}}{{ m MHz}}$	$rac{f_{\mathrm{FM}}}{\mathrm{kHz}}$
Mikomi 15LCD25	48.0	50.3	$49.2 \pm 2.3\%$	29.5
Samsung LE19R71B	33.4	35.0	$34.2\pm2.3\%$	15.7
Toshiba 42C3030D	71.6	73.4	$72.5\pm1.2\%$	29.3

TABLE II

SUMMARY: SAW-TOOTH FREQUENCY MODULATION OF LVDS CLOCKS

from a broadcast TV signal the resulting LVDS emanations of a TV set, in order to detect them at a distance using cross correlation techniques, especially if the operation of the TV set is driven by its own crystal oscillators and only loosely phaselocked with the frame rate of a broadcast signal. Moreover, it appears that compromising emanations from LVDS links can quite effectively be reduced simply by installing a ferrite ring.

REFERENCES

- Wim van Eck: Electromagnetic Radiation from Video Display Units: An Eavesdropping Risk? Computers & Security, Vol. 4, pp. 269–286, 1985.
- [2] Markus G. Kuhn: Compromising emanations: eavesdropping risks of computer displays. Chapter 3: Analog video displays. Technical Report UCAM-CL-TR-577, University of Cambridge, Computer Laboratory, December 2003.
- [3] Markus G. Kuhn: Electromagnetic eavesdropping risks of flat-panel displays. 4th Workshop on Privacy Enhancing Technologies, 26–28 May 2004, Toronto, Canada, Proceedings, LNCS 3424, pp. 88–105, Springer-Verlag. http://www.cl.cam.ac.uk/~mgk25/pet2004-fpd.pdf
- [4] DMT 1.0, Rev. 12: Monitor Timing Specifications, VESA-2008-10, Video Electronics Standards Association
- [5] CVT 1.1 Coordinated Video Timings, VESA-2003-9, Video Electronics Standards Association
- [6] Interfaces for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601 (Part A). ITU-R Recommendation BT.656-4, 1998, International Telecommunication Union, Geneva.
- [7] ANSI/TIA/EIA-644-A: Electrical characteristics of low voltage differential signaling (LVDS) interface circuits.
- [8] Susan Poniatowski: An introduction to FPD Link. National Semiconductor, Application Note 1032, July 1998.
- [9] Industry standard panels Mounting & top level interface requirements, Version 2. Video Electronics Standards Association (VESA), September 2001.
- [10] VESA TV Panels Standard, Version 1. Video Electronics Standards Association (VESA), March 2006.
- [11] VESA DisplayPort Panel Connector Standard, Version 1. Video Electronics Standards Association (VESA), January 2007.
- [12] RSDS "Intra-panel" interface specification, Revision 1.0. National Semiconductor, May 2003.
- [13] Craig Zajac, Sue Poniatowski: A new intra-panel interface for large size/ high resolution TFT-LCD applications.
- [14] Markus Kuhn: COVISP Compromising video signal processor. http://www.cl.cam.ac.uk/~mgk25/covisp/